diff options
| author | Chih-Min Chao <chihmin.chao@sifive.com> | 2020-05-12 20:47:43 -0700 |
|---|---|---|
| committer | Chih-Min Chao <chihmin.chao@sifive.com> | 2020-05-12 20:51:54 -0700 |
| commit | cc34b157ecea2cfc3f2b950b6f090eec3ea6ddee (patch) | |
| tree | ae7434713f161d97b6d04afb49db6f6e2049b62e | |
| parent | e8da0d62c39756f893d1d18ab31b51b12a347f0e (diff) | |
| download | spike-cc34b157ecea2cfc3f2b950b6f090eec3ea6ddee.zip spike-cc34b157ecea2cfc3f2b950b6f090eec3ea6ddee.tar.gz spike-cc34b157ecea2cfc3f2b950b6f090eec3ea6ddee.tar.bz2 | |
rvv: ldst: add missng check for VI_LD
Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com>
| -rw-r--r-- | riscv/decode.h | 3 |
1 files changed, 1 insertions, 2 deletions
diff --git a/riscv/decode.h b/riscv/decode.h index 21428ed..679d466 100644 --- a/riscv/decode.h +++ b/riscv/decode.h @@ -1526,6 +1526,7 @@ for (reg_t i = 0; i < P.VU.vlmax && P.VU.vl != 0; ++i) { \ } #define VI_LD(stride, offset, ld_width) \ + VI_CHECK_SXX; \ const reg_t nf = insn.v_nf() + 1; \ const reg_t vl = P.VU.vl; \ const reg_t baseAddr = RS1; \ @@ -1560,7 +1561,6 @@ for (reg_t i = 0; i < P.VU.vlmax && P.VU.vl != 0; ++i) { \ const reg_t vd = insn.rd(); \ const reg_t mew = insn.v_mew(); \ const reg_t width = insn.v_width(); \ - VI_EEW(mew, width); \ require((nf * P.VU.vlmul) <= (NVPR / 4) && \ (vd + nf * P.VU.vlmul) <= NVPR); \ if (!is_seg) \ @@ -1660,7 +1660,6 @@ for (reg_t i = 0; i < P.VU.vlmax && P.VU.vl != 0; ++i) { \ const reg_t rd_num = insn.rd(); \ const reg_t mew = insn.v_mew(); \ const reg_t width = insn.v_width(); \ - VI_EEW(mew, width); \ bool early_stop = false; \ const reg_t vlmul = P.VU.vlmul; \ require(rd_num + nf * P.VU.vlmul <= NVPR); \ |