aboutsummaryrefslogtreecommitdiff
path: root/arch/riscv/lib
AgeCommit message (Expand)AuthorFilesLines
2019-05-09riscv: Introduce CONFIG_XIP to support booting from flashRick Chen2-0/+4
2019-04-08riscv: Add a SYSCON driver for Andestech's PLMTRick Chen2-0/+54
2019-04-08riscv: Add a SYSCON driver for Andestech's PLICRick Chen2-0/+114
2019-04-08riscv: boot images passed to bootm on all hartsLukas Auer1-1/+12
2019-04-08riscv: add support for multi-hart systemsLukas Auer1-0/+1
2019-04-08riscv: implement IPI platform functions using SBILukas Auer2-0/+26
2019-04-08riscv: add infrastructure for calling functions on other hartsLukas Auer2-0/+119
2019-01-15riscv: use invalidate/flush_*cache_range functions in cache.cLukas Auer1-2/+2
2019-01-15riscv: move the AX25-specific implementation of flush_dcache_allLukas Auer1-6/+4
2019-01-15riscv: clarify error message on undefined exceptionsLukas Auer1-1/+2
2018-12-31riscv: bootm: Support booting VxWorksBin Meng1-1/+7
2018-12-18riscv: bootm: Change to use boot_hart from global dataBin Meng1-1/+1
2018-12-18riscv: Save boot hart id to the global dataBin Meng1-0/+19
2018-12-18riscv: Adjust the _exit_trap() position to come before handle_trap()Bin Meng1-32/+30
2018-12-18riscv: Implement riscv_get_time() API using rdtime instructionAnup Patel2-0/+39
2018-12-18riscv: Add a SYSCON driver for SiFive's Core Local InterruptorBin Meng2-0/+85
2018-12-05riscv: Add kconfig option to run U-Boot in S-modeAnup Patel1-9/+22
2018-12-02riscv: efi: Generate Microsoft PE format compliant imagesBin Meng1-6/+6
2018-11-26riscv: cache: Implement i/dcache [status, enable, disable]Rick Chen1-9/+23
2018-11-26riscv: align bootm implementation with that of other architecturesLukas Auer1-27/+70
2018-11-26riscv: implement the invalidate_icache_* functionsLukas Auer1-0/+10
2018-11-26riscv: hang on unhandled exceptionsLukas Auer1-0/+2
2018-11-26riscv: treat undefined exception codes as reservedLukas Auer1-2/+6
2018-11-26riscv: complete the list of exception codesLukas Auer1-1/+12
2018-11-26riscv: fix use of incorrectly sized variablesLukas Auer1-5/+5
2018-11-26riscv: rename CPU_RISCV_32/64 to match architecture names ARCH_RV32I/64ILukas Auer1-1/+1
2018-11-14riscv: bootm: Add dm_remove_devices_flags() call to do_bootm_linux()Bin Meng1-1/+10
2018-10-03riscv: cosmetic: Reword do_reset() printf message.Rick Chen1-1/+1
2018-10-03riscv: Move do_reset() to a common placeBin Meng2-0/+18
2018-10-03riscv: bootm: Pass mhartid CSR value to kernelBin Meng1-2/+3
2018-10-03riscv: bootm: Correct the 1st kernel argument to hart idBin Meng1-13/+5
2018-10-03riscv: Remove setup.hBin Meng1-1/+0
2018-07-19riscv: Remove unused _relocate argumentsIvan Gorinov1-2/+1
2018-05-29SPDX: Convert single license tags to Linux Kernel styleRick Chen5-4/+5
2018-05-29riscv: Add board_quiesce_devices stubAlexander Graf1-0/+4
2018-05-29riscv: Add EFI application infrastructureAlexander Graf5-0/+400
2018-05-29riscv: Add setjmp/longjmp codeAlexander Graf2-0/+67
2018-05-07SPDX: Convert all of our single license tags to Linux Kernel styleTom Rini5-11/+5
2018-04-27Remove unnecessary instances of DECLARE_GLOBAL_DATA_PTRTom Rini1-2/+0
2018-03-30riscv: bootm: Remove ATAGSRick Chen1-177/+2
2018-03-30riscv: bootm: Support to boot riscv-linuxRick Chen1-4/+4
2018-03-30riscv: checkpatch: Fix static const char * array declarationsRick Chen1-1/+1
2018-03-30riscv: checkpatch: Fix missing a blank line after declarationsRick Chen1-2/+2
2018-01-12riscv: nx25: lib: Add relative lib funcs to support RISC-VRick Chen5-0/+407