aboutsummaryrefslogtreecommitdiff
path: root/arch/riscv/lib
AgeCommit message (Expand)AuthorFilesLines
2024-05-20Restore patch series "arm: dts: am62-beagleplay: Fix Beagleplay Ethernet"WIP/20May2024-nextTom Rini1-1/+2
2024-05-19Revert "Merge patch series "arm: dts: am62-beagleplay: Fix Beagleplay Ethernet""Tom Rini1-2/+1
2024-05-14riscv: simplify backtrace reportHeinrich Schuchardt1-11/+5
2024-05-06global: Make <asm/global_data.h> include <asm/u-boot.h>Tom Rini1-1/+2
2024-04-18Revert "Merge patch series "pxe: Allow extlinux booting without CMDLINE enabl...Tom Rini1-1/+1
2024-04-10Merge patch series "pxe: Allow extlinux booting without CMDLINE enabled"Tom Rini1-1/+1
2024-04-10treewide: Make arch-specific bootm code depend on BOOTMSimon Glass1-1/+1
2024-04-09riscv: add backtrace supportBen Dooks1-0/+35
2024-02-28efi_loader: set IMAGE_DLLCHARACTERISTICS_NX_COMPATHeinrich Schuchardt1-0/+4
2024-01-29riscv: separate .data and .text sections of EFI binariesHeinrich Schuchardt3-23/+58
2024-01-29riscv: page align EFI binary sectionHeinrich Schuchardt1-1/+1
2024-01-29riscv: conflicting SPDX license linker scriptsHeinrich Schuchardt2-6/+2
2023-12-27riscv: cache: support cache enable in SPL stageZong Li1-0/+21
2023-12-21Merge patch series "Complete decoupling of bootm logic from commands"WIP/21Dec2023-nextTom Rini2-10/+8
2023-12-21bootm: Adjust arguments of boot_os_fnSimon Glass1-5/+6
2023-12-21riscv: Add a reset_cpu() functionSimon Glass1-5/+2
2023-12-06riscv: andes: Fix enable register settings of PLICSWYu Chien Peter Lin1-18/+15
2023-11-02riscv: allow resume after exceptionHeinrich Schuchardt1-0/+13
2023-11-02riscv: Weakly define invalidate_icache_range()Samuel Holland1-1/+1
2023-10-24riscv: Remove common.h usageTom Rini15-16/+3
2023-10-19riscv: Add Zbb support for building U-BootYu Chien Peter Lin4-0/+279
2023-10-19riscv: andes: Rearrange Andes PLICSW to single-bit-per-hart strategyRandolph1-13/+11
2023-10-04riscv: bootstage: correct bootstage_report guardChanho Park1-1/+1
2023-10-02Merge branch 'next'Tom Rini2-1/+2
2023-09-24common: Drop linux/printk.h from common headerSimon Glass1-0/+1
2023-09-05risc-v: implement DBCN write byteHeinrich Schuchardt1-0/+16
2023-08-31event: Convert existing spy records to simpleSimon Glass1-1/+1
2023-07-12riscv: Rename SiFive CLINT to RISC-V ALINTBin Meng2-9/+9
2023-07-12riscv: clint: Update the sifive clint ipi driver to support aclintBin Meng1-1/+20
2023-07-06riscv: andes_plicsw: Fix IPI during OpenSBI invocationYu Chien Peter Lin1-3/+22
2023-03-06riscv: semihosting: replace inline assembly with assembly fileAndre Przywara2-24/+22
2023-02-10Correct SPL uses of LMBSimon Glass1-1/+1
2023-02-01riscv: memcpy: check src and dst before copyRick Chen1-0/+2
2022-12-29efi_loader: set IMAGE_FILE_LARGE_ADDRESS_AWAREHeinrich Schuchardt1-5/+12
2022-12-08arch/riscv: add semihosting support for RISC-VKautuk Consul3-0/+51
2022-11-03riscv: Rename Andes PLIC to PLICSWYu Chien Peter Lin2-14/+14
2022-10-20riscv: andes_plic.c: use modified IPI schemeYu Chien Peter Lin1-3/+4
2022-09-29dm: core: Drop ofnode_is_available()Simon Glass2-2/+2
2022-09-29treewide: Drop bootm_headers_t typedefSimon Glass1-4/+4
2022-09-26riscv: Introduce AVAILABLE_HARTSRick Chen2-0/+4
2022-09-26spl: introduce SPL_XIP to configNikita Shubin2-2/+2
2022-07-26zynqmp: Run board_get_usable_ram_top() only on main U-BootAshok Reddy Soma1-1/+1
2022-07-26arm: riscv: Remove additional ifdef from code guarded by CONFIG_IS_ENABLEDMichal Simek1-2/+0
2022-04-06riscv: provide missing base extension functionsHeinrich Schuchardt1-0/+65
2022-03-10event: Convert arch_cpu_init_dm() to use eventsSimon Glass1-1/+2
2022-01-15efi_loader: fix SectionAlignment, FileAlignmentHeinrich Schuchardt3-6/+7
2022-01-15riscv: revert Complete efi header for RV32/64Heinrich Schuchardt1-10/+0
2021-11-08riscv: function to retrieve SBI implementation versionHeinrich Schuchardt1-0/+19
2021-10-13fdtdec: Support reserved-memory flagsThierry Reding1-1/+1
2021-10-13fdtdec: Support compatible string list for reserved memoryThierry Reding1-1/+1