aboutsummaryrefslogtreecommitdiff
path: root/arch/riscv/include
AgeCommit message (Expand)AuthorFilesLines
2023-04-20riscv: Correct a comment in io.hBin Meng1-1/+1
2023-04-20riscv: cpu: jh7110: Add support for jh7110 SoCYanhong Wang2-0/+31
2023-02-17riscv: cpu: ax25: Simplify cache enabling logic in harts_early_init()Yu Chien Peter Lin1-0/+31
2023-02-17riscv: global_data.h: Correct the comment for PLICSWYu Chien Peter Lin1-1/+1
2023-01-20global: Finish CONFIG -> CFG migrationTom Rini1-1/+1
2022-12-08arch/riscv: add semihosting support for RISC-VKautuk Consul1-0/+1
2022-11-03riscv: Rename Andes PLIC to PLICSWYu Chien Peter Lin2-3/+3
2022-09-26riscv: Introduce AVAILABLE_HARTSRick Chen1-0/+2
2022-09-26spl: introduce SPL_XIP to configNikita Shubin1-1/+1
2022-07-07Convert CONFIG_SYS_BOOT_RAMDISK_HIGH to KconfigTom Rini1-2/+0
2022-05-26riscv: Clean up asm/io.hLeo Yu-Chi Liang1-116/+0
2022-05-26riscv: remove CONFIG_ARCH_MAP_SYSMEM from io.hMichal Simek1-22/+0
2022-04-06riscv: provide missing base extension functionsHeinrich Schuchardt1-0/+3
2022-04-06cmd: sbi: add Performance Monitoring Unit ExtensionHeinrich Schuchardt1-0/+1
2022-03-10event: Convert arch_cpu_init_dm() to use eventsSimon Glass1-0/+5
2022-01-19doc: replace @return by Return:Heinrich Schuchardt2-6/+6
2021-11-08riscv: add #define in asm/io.h for some device driversWei Fu1-0/+4
2021-11-08riscv: function to retrieve SBI implementation versionHeinrich Schuchardt1-0/+1
2021-10-20riscv: Avoid io read/write cause wrong resultNick Hu1-9/+9
2021-10-07sysreset: provide SBI based sysreset driverHeinrich Schuchardt1-0/+1
2021-10-07riscv: add missing SBI extension definitionsHeinrich Schuchardt1-2/+37
2021-09-07riscv: lib: modify the indentZong Li1-1/+1
2021-09-07board: sifive: use ccache driver instead of helper functionZong Li2-28/+0
2021-07-06board: sifive: Add an interface to get PCB revisionZong Li1-0/+15
2021-05-31riscv: cpu: fu740: Add support for cpu fu740Green Wan5-0/+93
2021-05-17riscv: Split SiFive CLINT support between SPL and U-Boot properBin Meng1-1/+1
2021-04-22lmb: move CONFIG_LMB in KconfigPatrick Delaunay1-1/+0
2021-04-08riscv: assembler versions of memcpy, memmove, memsetHeinrich Schuchardt1-21/+15
2021-02-03riscv: Change phys_addr_t and phys_size_t to 64-bitBin Meng1-2/+2
2021-01-18riscv: Add DMA 64-bit address supportPadmarao Begari1-0/+4
2020-12-13dm: treewide: Rename ..._platdata variables to just ..._platSimon Glass2-2/+2
2020-09-30riscv: Use a valid bit to ignore already-pending IPIsSean Anderson1-0/+7
2020-09-30riscv: Rework Andes PLMT as a UCLASS_TIMER driverSean Anderson2-5/+2
2020-09-14riscv: define function set_gd()Heinrich Schuchardt1-0/+9
2020-08-25cmd: provide command sbiHeinrich Schuchardt1-0/+2
2020-08-14riscv: sifive/fu540: spl: Rename soc_spl_init()Bin Meng1-1/+1
2020-08-14riscv: Call spl_board_init_f() in the generic SPL board_init_f()Bin Meng1-0/+7
2020-08-04sifive: reset: add DM based reset driver for SiFive SoC'sSagar Shrikant Kadam1-0/+13
2020-07-06Merge branch 'next'Tom Rini4-17/+87
2020-07-03riscv: sifive: fu540: enable all cache ways from U-Boot properPragnesh Patel1-0/+14
2020-07-01riscv: Add option to support RISC-V privileged spec 1.9Sean Anderson1-0/+40
2020-07-01riscv: Clean up IPI initialization codeSean Anderson1-0/+43
2020-07-01riscv: Add headers for asm/global_data.hSean Anderson1-0/+2
2020-06-25bdinfo: riscv: Use generic bd_infoSimon Glass1-17/+2
2020-06-04riscv: sbi: Remove sbi_spec_versionBin Meng1-2/+0
2020-06-04riscv: sifive: fu540: add SPL configurationPragnesh Patel1-0/+14
2020-06-04riscv: cpu: fu540: Add support for cpu fu540Pragnesh Patel2-0/+52
2020-05-26riscv: Move all SMP related SBI calls to SBI_v01Atish Patra1-3/+2
2020-05-18common: Drop linux/bitops.h from common headerSimon Glass1-0/+3
2020-04-23riscv: Provide a mechanism to fix DT for reserved memoryAtish Patra2-0/+3