diff options
| author | Jonathan Cameron <Jonathan.Cameron@huawei.com> | 2024-09-16 18:35:16 +0100 |
|---|---|---|
| committer | Michael S. Tsirkin <mst@redhat.com> | 2024-11-04 16:03:24 -0500 |
| commit | ea3f0ebc1a3ba380e682ea8aad38f8e8cbc0d6f7 (patch) | |
| tree | fa68df32deeb7345e99f7c51e5592bab70bfac5d /hw/intc | |
| parent | 6d1bda91337dcd0e7bf78da6f6b15af497966052 (diff) | |
| download | qemu-ea3f0ebc1a3ba380e682ea8aad38f8e8cbc0d6f7.zip qemu-ea3f0ebc1a3ba380e682ea8aad38f8e8cbc0d6f7.tar.gz qemu-ea3f0ebc1a3ba380e682ea8aad38f8e8cbc0d6f7.tar.bz2 | |
hw/pcie: Provide a utility function for control of EP / SW USP link
Whilst similar to existing PCIESlot link configuration a few registers
need to be set differently so that the downstream device presents
a 'configured' state that is then used to 'train' the upstream port
on the link. Basically that means setting the status register to
reflect it succeeding in training up to target settings.
Signed-off-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
Message-Id: <20240916173518.1843023-5-Jonathan.Cameron@huawei.com>
Reviewed-by: Michael S. Tsirkin <mst@redhat.com>
Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
Diffstat (limited to 'hw/intc')
0 files changed, 0 insertions, 0 deletions