aboutsummaryrefslogtreecommitdiff
path: root/llvm
AgeCommit message (Expand)AuthorFilesLines
2023-07-05AMDGPU: Remove add_dependencies calls from CMakeLists.txtTom Stellard4-8/+0
2023-07-05[RISCV] Add DAG combine for (fmv_w_x_rv64 (fmv_x_anyextw_rv64 X))Craig Topper6-100/+11
2023-07-06[RISCV][NFC] Simplify uses of PatFrag binop_oneuseBen Shi2-4/+3
2023-07-05DAG: Implement soften float for ffrexpMatt Arsenault3-15/+306
2023-07-05[RISCV][TableGen] Remove f32 from XLenFVT for RV32.Craig Topper2-5/+7
2023-07-05Revert "[PowerPC] Remove extend between shift and and"Nemanja Ivanovic2-50/+2
2023-07-05[llvm] A Unified LTO Bitcode FrontendMatthew Voss24-55/+452
2023-07-05Revert "[X86] Fold BITOP(PACKSS(X,Z),PACKSS(Y,W)) --> PACKSS(BITOP(X,Y),BITOP...Arthur Eubanks8-372/+313
2023-07-05DAG: Fix dropping flags when widening unary vector opsMatt Arsenault2-43/+20
2023-07-05AMDGPU: Correctly lower llvm.exp.f32Matt Arsenault10-2376/+6681
2023-07-05AMDGPU: Correctly lower llvm.exp2.f32Matt Arsenault18-920/+4403
2023-07-05Weaken MFI Max Call Frame Size AssertionOskar Wirga2-2/+28
2023-07-05AMDGPU: Always use v_rcp_f16 and v_rsq_f16Matt Arsenault7-624/+324
2023-07-05AMDGPU: Add more tests for f16 fdiv loweringMatt Arsenault3-2/+2237
2023-07-05[PowerPC] Remove extend between shift and andNemanja Ivanovic2-2/+50
2023-07-05[NFC] Autogenerate CodeGen/SystemZ/int-{uadd,sub}-0*.llAmaury Séchet18-723/+1324
2023-07-05[RISCV] Remove legacy TA/TU pseudo distinction for load instructionsPhilip Reames50-2704/+2602
2023-07-05[llvm-mca][RISCV] Fix typo in test for vsetvli instructionMichael Maitland2-10/+10
2023-07-05AMDGPU: Correctly lower llvm.log.f32 and llvm.log10.f32Matt Arsenault13-3329/+9766
2023-07-05[LV] Update generateInstruction to return produced value (NFC).Florian Hahn2-53/+34
2023-07-05[RISCV] Fix interleave/deinterleave store test outputLuke Lau2-5/+6
2023-07-05[RISCV] Lower deinterleave2 intrinsics to vlseg2Luke Lau4-118/+90
2023-07-05[RISCV] Add tests for vector.deinterleave2s of loadsLuke Lau2-0/+506
2023-07-05[RISCV] Lower interleave2 intrinsics to vsseg2Luke Lau4-168/+105
2023-07-05[RISCV] Add tests for stores of vector.interleave2Luke Lau2-0/+478
2023-07-05[SystemZ][z/OS] z/OS ADA codegen and emissionYusra Syeda20-29/+648
2023-07-05[SCEV] Add flag to control invertible check for normalization.Florian Hahn4-5/+470
2023-07-05[UTC] Adapt version matcher to glob CLANG_VENDORHenrik G. Olsson3-9/+8
2023-07-05[CodeGen] Add support for Splats in ComplexDeinterleaving passIgor Kirillov4-68/+147
2023-07-05[CMake] Add /winsysroot to lld-link when LLVM_WINSYSROOT is specifiedArthur Eubanks1-0/+5
2023-07-05[NFC] Fix indentation in addcarry.llAmaury Séchet1-26/+26
2023-07-05[RISCV] Add VFCVT pseudos with no maskLuke Lau9-504/+355
2023-07-05[X86] ComputeNumSignBitsForTargetNode - attempt to recognise PACKSSDW(PACKSSD...Simon Pilgrim3-17/+33
2023-07-05[X86] Fold BITOP(PACKSS(X,Z),PACKSS(Y,W)) --> PACKSS(BITOP(X,Y),BITOP(Z,W))Simon Pilgrim8-313/+372
2023-07-05[InstCombine] Add old extract to worklist for DCENikita Popov1-1/+4
2023-07-05[AArch64] Use known zero bits when creating BICDavid Green4-18/+23
2023-07-05[AArch64] Additional tests for creating BIC from known bits. NFCDavid Green2-4/+61
2023-07-05[UTC] Generalize version regexNikita Popov1-1/+1
2023-07-05[ValueTracking] Support add+icmp assumes for KnownBitsNikita Popov3-12/+13
2023-07-05[InstCombine] Add tests for add+icmp assumes (NFC)Nikita Popov1-0/+119
2023-07-05[InstCombine] Fold icmps comparing usub_sat with a constantDhruv Chawla2-51/+102
2023-07-05[InstCombine] Test cases for D154206Dhruv Chawla1-0/+458
2023-07-05[OpenMP] Change clang emitTargetDataCalls to use OMPIRBuilderAkash Banerjee2-14/+32
2023-07-05[Kaleidoscope] Fix race condition in order-of-destruction between SectionMemo...Stefan Gränitz2-8/+12
2023-07-05[UTC] Fix git URL regexHenrik G. Olsson1-1/+1
2023-07-05[UTC] Add fallback support for specific metadata, and check their defsHenrik G. Olsson11-87/+790
2023-07-05[ValueTracking] Determine assume KnownBits using ConstantRangeNikita Popov2-78/+13
2023-07-05[gn build] Port 1c3ac8dfa16cLLVM GN Syncbot1-0/+1
2023-07-05[X86] Fix Store AGU/Memory ports on IceLakeServer modelSimon Pilgrim20-1092/+1091
2023-07-05[X86] Remove unnecessary VPDPB/VPDPW overrides from AlderlakeP modelSimon Pilgrim1-7/+0
generated by cgit v1.1 at 2024-09-17 23:17:22 +0000