aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/AVR
AgeCommit message (Expand)AuthorFilesLines
2024-06-13DAG: Replace bitwidth with type in suffix in atomic tablegen ops (#94845)Matt Arsenault1-10/+10
2024-06-04Reland "[NewPM][CodeGen] Port selection dag isel to new pass manager" (#94149)paperchalice3-8/+14
2024-06-02Revert "[NewPM][CodeGen] Port selection dag isel to new pass manager" (#94146)paperchalice3-14/+8
2024-06-02[Targets] Remove unused ID in *DAGToDAGISel (#94135)paperchalice1-2/+0
2024-06-02[NewPM][CodeGen] Port selection dag isel to new pass manager (#83567)paperchalice3-6/+14
2024-05-07[AVR][NFC] Improve format of target description files (#91296)Ben Shi1-247/+90
2024-05-04Add clarifying parenthesis around non-trivial conditions in ternary expressio...luolent1-2/+2
2024-04-25[MC] Remove RelaxAll parameters from create*StreamerFangrui Song1-3/+2
2024-04-18[AVR] Let ArrayRef infer the array size (NFC) (#88638)Kazu Hirata1-4/+4
2024-04-02[AVR][NFC] Improve format of target description files (#87212)Ben Shi1-245/+75
2024-03-25[MC] Make `MCParsedAsmOperand::getReg()` return `MCRegister` (#86444)Sergei Barannikov1-1/+1
2024-03-15[AVR] Remove earlyclobber from LDDRdPtrQ (#85277)Patryk Wychowaniec1-1/+1
2024-03-04[AVR][NFC] Reformat target description files (#83755)Ben Shi2-57/+45
2024-02-18[MC][AsmParser] Make `MatchRegisterName` return `MCRegister` (NFC) (#81408)Sergei Barannikov1-4/+4
2024-02-01[TTI] Use Register in isLoadFromStackSlot and isStoreToStackSlot [nfc] (#80339)Philip Reames2-4/+4
2024-01-09[RFC][SelectionDAG] Add and use SDNode::getAsZExtVal() helper (#76710)Alex Bradbury1-2/+2
2024-01-02[llvm][NFC] Use SDValue::getConstantOperandVal(i) where possible (#76708)Alex Bradbury2-4/+3
2023-12-11[llvm] Use StringRef::{starts,ends}_with (NFC) (#74956)Kazu Hirata1-3/+3
2023-12-07[RISCV][MC] Pass MCSubtargetInfo down to shouldForceRelocation and evaluateTa...Craig Topper2-2/+4
2023-12-03[llvm] Stop including vector (NFC)Kazu Hirata1-2/+0
2023-10-12Use llvm::endianness::{big,little,native} (NFC)Kazu Hirata1-1/+1
2023-10-10[llvm] Use llvm::endianness::{big,little,native} (NFC)Kazu Hirata1-1/+1
2023-10-02[AVR] Fix a crash in AVRInstrInfo::insertIndirectBranch (#67324)Ben Shi1-5/+5
2023-09-25[TargetLowering] Deduplicate choosing InlineAsm constraint between ISels (#67...Nick Desaulniers2-3/+3
2023-09-14[NFC][CodeGen] Change CodeGenOpt::Level/CodeGenFileType into enum classes (#6...Arthur Eubanks4-6/+5
2023-09-13reland [InlineAsm] wrap ConstraintCode in enum class NFC (#66264)Nick Desaulniers3-7/+10
2023-09-13Revert "[InlineAsm] wrap ConstraintCode in enum class NFC (#66003)"Reid Kleckner3-10/+7
2023-09-13[InlineAsm] wrap ConstraintCode in enum class NFC (#66003)Nick Desaulniers3-7/+10
2023-09-11[InlineAsm] refactor InlineAsm class NFC (#65649)Nick Desaulniers2-5/+5
2023-09-06[MC] Change tryParseRegister to return ParseStatus (NFC)Sergei Barannikov1-14/+12
2023-09-01[llvm] Fix duplicate word typos. NFCFangrui Song1-2/+2
2023-08-31SelectionDAG: Swap operands of atomic_storeMatt Arsenault1-3/+1
2023-08-31[InlineAsm] wrap Kind in enum class NFCNick Desaulniers1-1/+1
2023-08-20[AVR][BPF][Lanai][Xtensa] Replace OperandMatchResultTy with ParseStatus (NFC)Sergei Barannikov1-9/+8
2023-08-14[AVR][NFC] Remove unused instruction classesBen Shi1-16/+0
2023-07-27[CodeGen] Store call frame size in MachineBasicBlockJay Foad1-0/+5
2023-07-26[AVR][NFC] Simplify AVRSubtargetJianjian GUAN2-67/+27
2023-07-19[AVR] Expand shifts of all types except int8 and int16Patryk Wychowaniec1-11/+13
2023-07-19[AVR] Enable verifyInstructionPredicates for AVRJianjian GUAN4-8/+16
2023-07-18[AVR][NFC] Merge AVRMCCodeEmitter::emitInstruction into AVRMCCodeEmitter::enc...Jianjian GUAN2-15/+5
2023-07-01[MC] Add three-state parseDirective as a replacement for ParseDirectiveSergei Barannikov1-14/+16
2023-06-26Move SubtargetFeature.h from MC to TargetParserJob Noorman1-1/+1
2023-06-11[AVR] Optimize 8-bit rotation when rotation bits == 3Ben Shi1-0/+12
2023-06-11[AVR] Optimize 8-bit rotation when rotation bits >= 4Ben Shi1-0/+15
2023-06-11[AVR] Fix incorrect expansion of pseudo instruction ROLBRdBen Shi4-20/+38
2023-06-11[AVR] Enable sub register livenessBen Shi3-4/+30
2023-06-05[AArch64,AVR,PowerPC] Migrate to new encodeInstruction that uses SmallVectorI...Fangrui Song2-6/+7
2023-06-04[AVR] Fix incorrect operands of pseudo instruction 'ROLBRd'Patryk Wychowaniec3-8/+9
2023-05-17[CodeGen] Replace CCState's getNextStackOffset with getStackSize (NFC)Sergei Barannikov1-2/+2
2023-05-03Split out `CodeGenTypes` from `CodeGen` for LLT/MVTNAKAMURA Takumi3-2/+3
generated by cgit v1.1 at 2024-08-01 12:11:29 +0000