diff options
| author | Roman Lebedev <lebedev.ri@gmail.com> | 2021-10-17 17:27:40 +0300 |
|---|---|---|
| committer | Roman Lebedev <lebedev.ri@gmail.com> | 2021-10-17 17:28:10 +0300 |
| commit | 3274ce3a287dcd4d02b4d2c7a2bf60e942836e06 (patch) | |
| tree | 9006f310c8169ede165e414f0ee1d9098232a72b /clang/lib/CodeGen/CodeGenModule.cpp | |
| parent | 3a6a9f74d3a59beb359a9968ac27dcf97d072b3a (diff) | |
| download | llvm-3274ce3a287dcd4d02b4d2c7a2bf60e942836e06.zip llvm-3274ce3a287dcd4d02b4d2c7a2bf60e942836e06.tar.gz llvm-3274ce3a287dcd4d02b4d2c7a2bf60e942836e06.tar.bz2 | |
[X86][Costmodel] Load/store i64 Stride=2 VF=32 interleaving costs
A few more tuples are being queried after D111546. Might be good to model them,
They all require a lot of manual assembly surgery.
The only sched models that for cpu's that support avx2
but not avx512 are: haswell, broadwell, skylake, zen1-3
For load we have:
https://godbolt.org/z/MTaKboejM - for intels `Block RThroughput: =32.0`; for ryzens, `Block RThroughput: <=16.0`
So could pick cost of `32`
For store we have:
https://godbolt.org/z/v7xPj3Wd4 - for intels `Block RThroughput: =32.0`; for ryzens, `Block RThroughput: <=32.0`
So we could pick cost of `32`.
I'm directly using the shuffling asm the llc produced,
without any manual fixups that may be needed
to ensure sequential execution.
Reviewed By: RKSimon
Differential Revision: https://reviews.llvm.org/D111944
Diffstat (limited to 'clang/lib/CodeGen/CodeGenModule.cpp')
0 files changed, 0 insertions, 0 deletions