diff options
author | Simon Pilgrim <llvm-dev@redking.me.uk> | 2022-04-07 14:58:39 +0100 |
---|---|---|
committer | Simon Pilgrim <llvm-dev@redking.me.uk> | 2022-04-07 14:58:50 +0100 |
commit | cde66d5ed1dbc76e411da94a5220ff2af8eade79 (patch) | |
tree | ab1a00ce98112f61489d3801406f540ae0de5f73 | |
parent | edeceb8647ff9cd60cbf8d62eb7149e6fb1f81d7 (diff) | |
download | llvm-cde66d5ed1dbc76e411da94a5220ff2af8eade79.zip llvm-cde66d5ed1dbc76e411da94a5220ff2af8eade79.tar.gz llvm-cde66d5ed1dbc76e411da94a5220ff2af8eade79.tar.bz2 |
[InstCombine] Regenerate and(srem(X,Pow2),C) test and add vector coverage
-rw-r--r-- | llvm/test/Transforms/InstCombine/2008-07-11-RemAnd.ll | 27 |
1 files changed, 23 insertions, 4 deletions
diff --git a/llvm/test/Transforms/InstCombine/2008-07-11-RemAnd.ll b/llvm/test/Transforms/InstCombine/2008-07-11-RemAnd.ll index 04fea07..67c489c 100644 --- a/llvm/test/Transforms/InstCombine/2008-07-11-RemAnd.ll +++ b/llvm/test/Transforms/InstCombine/2008-07-11-RemAnd.ll @@ -1,9 +1,28 @@ -; RUN: opt < %s -passes=instcombine -S | not grep rem +; NOTE: Assertions have been autogenerated by utils/update_test_checks.py +; RUN: opt < %s -passes=instcombine -S | FileCheck %s ; PR2330 define i32 @a(i32 %b) nounwind { +; CHECK-LABEL: @a( +; CHECK-NEXT: entry: +; CHECK-NEXT: [[TMP0:%.*]] = and i32 [[B:%.*]], 1 +; CHECK-NEXT: ret i32 [[TMP0]] +; entry: - srem i32 %b, 8 ; <i32>:0 [#uses=1] - and i32 %0, 1 ; <i32>:1 [#uses=1] - ret i32 %1 + srem i32 %b, 8 ; <i32>:0 [#uses=1] + and i32 %0, 1 ; <i32>:1 [#uses=1] + ret i32 %1 +} + +define <2 x i32> @a_vec(<2 x i32> %b) nounwind { +; CHECK-LABEL: @a_vec( +; CHECK-NEXT: entry: +; CHECK-NEXT: [[TMP0:%.*]] = srem <2 x i32> [[B:%.*]], <i32 8, i32 8> +; CHECK-NEXT: [[TMP1:%.*]] = and <2 x i32> [[TMP0]], <i32 1, i32 1> +; CHECK-NEXT: ret <2 x i32> [[TMP1]] +; +entry: + srem <2 x i32> %b, <i32 8, i32 8> + and <2 x i32> %0, <i32 1, i32 1> + ret <2 x i32> %1 } |