aboutsummaryrefslogtreecommitdiff
path: root/opcodes/ChangeLog
AgeCommit message (Expand)AuthorFilesLines
2019-08-22[AArch64][gas] Update MTE system register encodingsKyrylo Tkachov1-0/+9
2019-07-24[AArch64] Add support for GMID_EL1 register for +memtagKyrylo Tkachov1-0/+8
2019-07-02[AArch64] Allow MOVPRFX to be used with FMOVRichard Sandiford1-0/+5
2019-07-02[AArch64] Add missing C_MAX_ELEM flags for SVE conversionsRichard Sandiford1-0/+5
2019-07-02[AArch64] Fix bogus MOVPRFX warning for GPR form of CPYRichard Sandiford1-0/+5
2019-04-16[BINUTILS, AArch64, 2/2] Update Store Allocation Tag instructionsSudakshina Das1-0/+16
2019-04-16[BINUTILS, AArch64, 1/2] Add new LDGM/STGM instructionSudakshina Das1-0/+10
2019-04-01AArch64: Fix disassembler bug with out-of-order sectionsTamar Christina1-0/+33
2019-03-12S/390: arch13: Adjust to recent changesAndreas Krebbel1-0/+8
2019-03-12S/390: arch13: Add instruction descriptionsAndreas Krebbel1-0/+7
2019-02-07Arm: Backport hlt to all architectures.Tamar Christina1-0/+4
2019-02-07Updated Swedish translation for the opcodes sub-directoryNick Clifton1-0/+4
2019-02-02Restore 2.32 branch to development statusNick Clifton1-0/+5
2019-02-02Set to 2.32 release version and regenerate configure and pot filesbinutils-2_32Nick Clifton1-0/+6
2019-01-31S/390: Implement instruction set extensionsAndreas Krebbel1-0/+10
2019-01-25AArch64: Add missing changelog for Update encodings for stg, st2g, stzg and s...Tamar Christina1-0/+9
2019-01-25AArch64: Add new STZGM instruction for Armv8.5-A Memory Tagging Extension.Sudi Das1-0/+7
2019-01-25AArch64: Remove ldgv and stgv instructions from Armv8.5-A Memory Tagging Exte...Sudi Das1-0/+16
2019-01-23Fix changelog entry.Nick Clifton1-0/+1
2019-01-23Updated translations for some binutils sub-directories.Nick Clifton1-0/+4
2019-01-22[MIPS] fix typo in mips_arch_choices.Chenghua Xu1-0/+4
2019-01-21Updated translations for vatious binutils subdirectoriesNick Clifton1-0/+5
2019-01-19Change to version 2.31.90 and regenerate configure and pot files.Nick Clifton1-0/+5
2019-01-19Add markers for 2.32 branch to NEWS and ChangeLog files.Nick Clifton1-0/+4
2019-01-09S12Z: Don't crash when disassembling invalid instructions.John Darrington1-1/+3
2019-01-09S12Z: Fix disassembly of indexed OPR operands with zero index.John Darrington1-0/+5
2019-01-09Adjust bfd/warning.m4 egrep patternsAndrew Paprocki1-0/+4
2019-01-07s12z regenAlan Modra1-2/+7
2019-01-03S12Z: opcodes: Separate the decoding of operations from their display.John Darrington1-0/+12
2019-01-01Update year range in copyright notice of binutils filesAlan Modra1-0/+4
2019-01-01ChangeLog rotationAlan Modra1-2538/+2
2018-12-28PR24028, PPC_INT_FMTAlan Modra1-0/+6
2018-12-18Include bfd_stdint.h in bfd.hAlan Modra1-0/+10
2018-12-07RISC-V: Fix 4-arg add parsing.Jim Wilson1-0/+5
2018-12-06sim/opcodes: Allow use of out of tree cgen source directoryAndrew Burgess1-0/+6
2018-12-06opcodes/riscv: Hide '.L0 ' fake symbolsAndrew Burgess1-0/+6
2018-12-03RISC-V: Accept version, supervisor ext and more than one NSE for -march.Jim Wilson1-0/+5
2018-12-03[aarch64] - Only use MOV for disassembly when shifter op is LSL #0Egeyar Bagcioglu1-0/+7
2018-11-29RISC-V: Add missing c.unimp instruction.Jim Wilson1-0/+5
2018-11-27RISC-V: Add .insn CA support.Jim Wilson1-0/+5
2018-11-21S12Z opcodes: Fix bug disassembling certain shift instructions.John Darrington1-0/+5
2018-11-13opcodes/nfp: Fix disassembly of crc[] with swapped operands.Francois H. Theron1-0/+4
2018-11-12[BINUTILS, AARCH64, 8/8] Add data cache instructions for Memory Tagging Exten...Sudakshina Das1-0/+8
2018-11-12[BINUTILS, AARCH64, 7/8] Add system registers for Memory Tagging ExtensionSudakshina Das1-0/+9
2018-11-12[BINUTILS, AARCH64, 6/8] Add Tag getting instruction in Memory Tagging ExtensionSudakshina Das1-0/+15
2018-11-12[BINUTILS, AARCH64, 5/8] Add Tag getting instruction in Memory Tagging ExtensionSudakshina Das1-0/+8
2018-11-12[BINUTILS, AARCH64, 4/8] Add Tag setting instructions in Memory Tagging Exten...Sudakshina Das1-0/+15
2018-11-12[BINUTILS, AARCH64, 3/8] Add Pointer Arithmetic instructions in Memory Taggin...Sudakshina Das1-0/+7
2018-11-12[BINUTILS, AARCH64, 2/8] Add Tag generation instructions in Memory Tagging Ex...Sudakshina Das1-0/+17
2018-11-12[BINUTILS, AARCH64, 1/8] Add support for Memory Tagging Extension for ARMv8.5-ASudakshina Das1-0/+5