aboutsummaryrefslogtreecommitdiff
path: root/opcodes/ChangeLog
AgeCommit message (Expand)AuthorFilesLines
2015-07-21Release 2.25.1, add generated filesbinutils-2_25_1Tristan Gingold1-0/+4
2015-07-10Remove ppc860, ppc750cl, ppc7450 insns from common ppc.Alan Modra1-0/+5
2015-07-10PPC sync instruction accepts invalid and incompatible operandsPeter Bergner1-0/+6
2015-07-10Allow for optional operands with non-zero default values.Peter Bergner1-0/+10
2015-07-10Remove unused MTMSRD_L macro and re-add accidentally deleted comment.Peter Bergner1-0/+4
2015-07-10Add hwsync extended mnemonic.Peter Bergner1-0/+3
2015-07-10powerpc: Only initialise opcode indices onceAnton Blanchard1-0/+4
2015-07-10powerpc: Add slbfee. instructionAnton Blanchard1-0/+6
2015-06-16[AArch64] Backport support id_mmfr4 system registerJiong Wang1-0/+7
2015-05-14Fix some PPC assembler errors.Peter Bergner1-0/+10
2015-05-07[AArch64][Backport] Remove Load/Store register (unscaled immediate) aliasRenlin Li1-0/+12
2015-04-28opcodes/Peter Bergner1-0/+17
2015-03-11[ARM] Backport "Skip private symbol when doing objdump"Jiong Wang1-0/+4
2014-12-23Bump to version 2.25.0Tristan Gingold1-0/+4
2014-12-23Version 2.25Tristan Gingold1-0/+4
2014-12-19Add in a JALRC alias and fix the NAL instruction.Matthew Fortune1-0/+5
2014-11-30Power4 should treat mftb as extended mfspr mnemonicAlan Modra1-0/+5
2014-11-30Don't deprecate powerpc mftb insnAlan Modra1-0/+6
2014-11-17Add AVX512VBMI instructionsIlya Tocar1-0/+14
2014-11-17Add AVX512IFMA instructionsIlya Tocar1-0/+13
2014-11-17Add pcommit instructionIlya Tocar1-0/+12
2014-11-17Add clwb instructionIlya Tocar1-0/+12
2014-11-03Import updated translations provided by the Translation Project:Nick Clifton1-0/+4
2014-10-29Updated and New translations from the Translation Project.Nick Clifton1-0/+4
2014-10-28ppc: enable msgclr and msgsnd on Power8Jan Beulich1-0/+6
2014-10-15Regenerate configure (after change of version)Tristan Gingold1-0/+4
2014-10-09This is a series of patches that add support for the SPARC M7 cpu toJose E. Marchesi1-0/+21
2014-09-22Ignore MOD field for control/debug register moveH.J. Lu1-0/+11
2014-09-16NDS32/opcodes: Add audio ISA extension and modify the disassemble implemnt.Kuan-Lin Chen1-0/+18
2014-09-15Add support for MIPS R6.Andrew Bennett1-0/+30
2014-09-10Properly handle suffix for iret and sysretH.J. Lu1-0/+5
2014-09-03[PATCH/AArch64] Generic support for all system registers using mrs and msrJiong Wang1-0/+5
2014-09-03[PATCH/AArch64] Implement LSE featureJiong Wang1-0/+17
2014-08-26MIPS: Make the CODE10 operand code consistent between ISAsMaciej W. Rozycki1-0/+6
2014-08-22ARM/opcodes: Fix negative hexadecimal offset disassemblyMaciej W. Rozycki1-0/+6
2014-08-21MIPS/opcodes: Remove microMIPS 48-bit LI instructionMaciej W. Rozycki1-0/+5
2014-08-19This patch set mainly aims at improving the S/390 disassembler'sAndreas Arnez1-0/+27
2014-08-14opcodes: blackfin: convert ad-hoc ints to bfd_booleanMike Frysinger1-0/+10
2014-08-14opcodes: blackfin: simplify decode_CC2stat_0 logicMike Frysinger1-0/+6
2014-08-14opcodes: blackfin: avoid duplicate memory readsMike Frysinger1-0/+6
2014-08-13opcodes: blackfin: push down global stateMike Frysinger1-0/+14
2014-08-13opcodes: blackfin: do not force align the PCMike Frysinger1-0/+5
2014-08-13opcodes: blackfin: handle memory read errorsMike Frysinger1-0/+6
2014-07-29[MIPS] Rename COPROC related macrosMatthew Fortune1-0/+8
2014-07-29[MIPS] Implement O32 FPXX, FP64 and FP64A ABI extensionsMatthew Fortune1-0/+8
2014-07-22Add AVX512DQ instructions and their AVX512VL variants.Ilya Tocar1-0/+38
2014-07-22Add support for AVX512BW instructions and their AVX512VL versions.Ilya Tocar1-0/+74
2014-07-22Add support for AVX512VL versions of AVX512CD instructions.Ilya Tocar1-0/+14
2014-07-22Add support for AVX512VL. Add AVX512VL versions of AVX512F instructions.Ilya Tocar1-0/+23
2014-07-20or1k: add missing l.msync, l.psync and l.psync instructions.Stefan Kristiansson1-0/+5
generated by cgit v1.1 at 2024-11-03 19:32:50 +0000