aboutsummaryrefslogtreecommitdiff
path: root/sim
diff options
context:
space:
mode:
authorMichael Snyder <msnyder@vmware.com>2003-07-23 21:28:06 +0000
committerMichael Snyder <msnyder@vmware.com>2003-07-23 21:28:06 +0000
commitc13a4caaf890f01ccb6fb7761ff87ff21ad4be4e (patch)
tree927bef67d1689241f42e0a711d7e32cd34d051fb /sim
parentb939d772c1052b510a03d579a6250d23e5b39212 (diff)
downloadbinutils-c13a4caaf890f01ccb6fb7761ff87ff21ad4be4e.zip
binutils-c13a4caaf890f01ccb6fb7761ff87ff21ad4be4e.tar.gz
binutils-c13a4caaf890f01ccb6fb7761ff87ff21ad4be4e.tar.bz2
2003-07-09 Michael Snyder <msnyder@redhat.com>
* gencode.c (ppi_gensim): For a conditional ppi insn, if the condition is false, we want to return (not break). A break will take us to the end of the function where registers will be updated, whereas the desired outcome is for nothing to change.
Diffstat (limited to 'sim')
-rw-r--r--sim/sh/ChangeLog7
-rw-r--r--sim/sh/gencode.c2
2 files changed, 8 insertions, 1 deletions
diff --git a/sim/sh/ChangeLog b/sim/sh/ChangeLog
index 8a5e9e3..50a0e50 100644
--- a/sim/sh/ChangeLog
+++ b/sim/sh/ChangeLog
@@ -1,3 +1,10 @@
+2003-07-09 Michael Snyder <msnyder@redhat.com>
+
+ * gencode.c (ppi_gensim): For a conditional ppi insn, if the
+ condition is false, we want to return (not break). A break
+ will take us to the end of the function where registers will
+ be updated, whereas the desired outcome is for nothing to change.
+
2003-07-03 Michael Snyder <msnyder@redhat.com>
* gencode.c (movs): Fix a couple of text transpositions.
diff --git a/sim/sh/gencode.c b/sim/sh/gencode.c
index e7b6b4d..f0af175 100644
--- a/sim/sh/gencode.c
+++ b/sim/sh/gencode.c
@@ -2469,7 +2469,7 @@ ppi_gensim ()
break;
case 'c':
printf (" if ((((iword >> 8) ^ DSR) & 1) == 0)\n");
- printf ("\tbreak;\n");
+ printf ("\treturn;\n");
printf (" }\n");
printf (" case %d: \n", p->index + 1);
printf (" {\n");