Unverified Commit eda0018f authored by Jerry Zhao's avatar Jerry Zhao Committed by GitHub
Browse files

Merge pull request #118 from ucb-bar/simdram_timings

Pass memorybus clock frequency to SimDRAM, and initialize DRAMSim with correct freq
parents 70f17387 5c853afe
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment