Skip to content
GitLab
Commit 9cd88084 authored by Sergey Khabarov's avatar Sergey Khabarov
Browse files

[+] vhdl: interaction with zephyr via uart during RTL simulation was... 

[+] vhdl: interaction with zephyr via uart during RTL simulation was implemented. Module uart_sim was added. Found exception 'unaligned store' on function unlock_irq(key) (fixing in progress).
parent 13c55272
Expand all Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment