Skip to content
GitLab
Commit 758f07dc authored by sergeykhbr's avatar sergeykhbr
Browse files

[*] RIVER CPU was integrated into SoC and succefully simulated in ModelSim 

[*] SystemC and VHDL merging.
[*] File generation for auto-comparision SystemC and functional model implemented under define GENERATE_CORE_TRACE
parent 5749f9c9
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment