[+] Intial integration of RIVER CPU into SOC. Tested with ModelSim others targets are broken.

[-] VHDL is newer than SystemC of RIVER. Totally rerfactored interaction with caches.
[!] AMBA AXI slaves macro-functions optimized for better performace.