[RISCV] Add vmv.x.s to RISCVOptWInstrs. (#74519)
This instruction produces a 32-bit sign extended value if the SEW is less than or equal to 32.
parent
c2817829
Please register or sign in to comment
This instruction produces a 32-bit sign extended value if the SEW is less than or equal to 32.