Commit 5e688f0d authored by Sivan Shani's avatar Sivan Shani Committed by Tomas Matheson
Browse files

[llvm][arm] add T1 and T2 assembly options for vlldm and vlstm

Re-land 634b0243.

T1 allow for an optional registers list,
the register list must be {d0-d15}.
T2 define a mandatory register list,
the register list must be {d0-d31}.

The requirements for T1/T2 are as follows:
                T1              T2
Require:        v8-M.Main,      v8.1-M.Main,
                secure state    secure state
16 D Regs       valid           valid
32 D Regs       UNDEFINED       valid
No D Regs       NOP             NOP
parent 9bc294f9
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment