- Dec 16, 2021
-
-
David Heidelberg authored
Use correct compatible according to dt-binding. Fixes + few other lines of `make qcom/sdm845-oneplus-fajita.dtb`: arch/arm64/boot/dts/qcom/sdm845-oneplus-fajita.dt.yaml: qfprom@784000: compatible: ['qcom,qfprom'] is too short From schema: Documentation/devicetree/bindings/nvmem/qcom,qfprom.yaml Signed-off-by:David Heidelberg <david@ixit.cz> Signed-off-by:
Bjorn Andersson <bjorn.andersson@linaro.org> Link: https://lore.kernel.org/r/20211213190228.106924-1-david@ixit.cz
-
Bjorn Andersson authored
Downstream defines four ADC channels related to thermal sensors external to the PM8998 and two channels for internal voltage measurements. Add these to the upstream SDM845 MTP, describe the thermal monitor channels and add thermal_zones for these. Signed-off-by:
Vinod Koul <vkoul@kernel.org> Link: https://lore.kernel.org/r/20211005032531.2251928-5-bjorn.andersson@linaro.org
-
Bjorn Andersson authored
Add a node for the ADC Thermal Monitor found in the PM8998 PMIC. This is used to connect thermal zones with ADC channels. Signed-off-by:
-
David Heidelberg authored
Property #stream-id-cells is legacy leftover and isn't currently documented nor used. Signed-off-by:
-
Bjorn Andersson authored
v5.16-rc1 + 20211207114003.100693-2-vkoul@kernel.org The immutable branch contains DT binding and in defines for the global clock controller registers used the the Qualcomm SM8450 dtsi.
-
Konrad Dybcio authored
This reverts commit ed9500c1 . The clock-frequency property was meant to aid platforms with broken firmwares that don't set up the timer properly on their own. Don't include it where it is not the case. Signed-off-by:
Konrad Dybcio <konrad.dybcio@somainline.org> Signed-off-by:
-
Srinivas Kandagatla authored
Add MBHC support available in WCD934X codec. Signed-off-by:
Srinivas Kandagatla <srinivas.kandagatla@linaro.org> Tested-by:
Steev Klimaszewski <steev@kali.org> Signed-off-by:
-
Srinivas Kandagatla authored
Currently Soundcard has 1 rx device for headset and SoundWire Speaker Playback. This setup has issues, ex if we try to play on headset the audio stream is also sent to SoundWire Speakers and we will hear sound in both headsets and speakers. Make a separate device for Speakers and Headset so that the streams are different and handled properly. Fixes: 45021d35 ("arm64: dts: qcom: c630: Enable audio support") Signed-off-by:
-
- Dec 15, 2021
-
-
Katherine Perez authored
This is a minimal devicetree for Microsoft Surface Duo 2 with SM8350 Chipset Signed-off-by:
Katherine Perez <kaperez@linux.microsoft.com> Signed-off-by:
-
Caleb Connolly authored
The msm-id and board-id can be used to select the correct dtb when multiple are provided to the bootloader. Multiple DTBs can be provided on sdm845 devices using boot image header v1 by appending them all to the kernel image before creating the boot image. The bootloader then selects them like this: Best match DTB tags 321/00000008/0x00000000/20001/20014/20115/20018/0/(offset)0x79998E27/(size)0x000173CD Using pmic info 0x20014/0x20115/0x20018/0x0 for device 0x20014/0x20115/0x20018/0x0 Signed-off-by:
Caleb Connolly <caleb.connolly@linaro.org> Signed-off-by:
-
Vinod Koul authored
Add device tree bindings for global clock controller on SM8450 SoCs. Signed-off-by:
Stephen Boyd <sboyd@kernel.org> Signed-off-by:
-
- Dec 14, 2021
-
-
Luca Weiss authored
Enable the remoteprocs found on the SoC and add a qcom,rmtfs-mem node. Signed-off-by:
Luca Weiss <luca.weiss@fairphone.com> Reviewed-by:
-
Luca Weiss authored
Add the required nodes for booting the CDSP on sm6350. Signed-off-by:
-
Luca Weiss authored
Add the required nodes for booting the ADSP on sm6350. Signed-off-by:
-
Luca Weiss authored
Add the required nodes for booting the MPSS on sm6350. Signed-off-by:
-
Luca Weiss authored
Sort clocks and interrupts as specified in the docs and remove the stray property #power-domain-cells from aoss_qmp to solve dtbs_check validation errors. Signed-off-by:
-
Julian Ribbeck authored
Samsung J5 2015 is a MSM8916 based Smartphone. It is similar to some of the other MSM8916 devices, especially the Samsung ones. With this patch initial support for the following is added: - eMMC/SD card - Buttons - USB (although no suiting MUIC driver currently) - UART (untested for lack of equipment) - WiFi/Bluetooth (WCNSS) It is worth noting that Samsung J5 with MSM8916 exists in different generations (e.g Samsung J5 2015 and Samsung J5 2016) which each have different models (e.g. samsung-j5nlte, samsung-j5xnlte, etc). This patch is only regarding the 2015 generation, but should work with all of it's models, as far as we could test. Co-developed-by:
Stephan Gerhold <stephan@gerhold.net> Signed-off-by:
Julian Ribbeck <julian.ribbeck@gmx.de> Signed-off-by:
-
- Dec 01, 2021
-
-
Dmitry Baryshkov authored
Change sdhcN aliases to mmcN to make them actually work. Currently the board uses non-standard aliases sdhcN, which do not work, resulting in mmc0 and mmc1 hosts randomly changing indices between boots. Fixes: c4da5a56 ("arm64: dts: qcom: Add msm8916 sdhci configuration nodes") Signed-off-by:
Dmitry Baryshkov <dmitry.baryshkov@linaro.org> Signed-off-by:
-
Martin Botka authored
Add RPM Power Domains to internal eMMC and SDCard. Signed-off-by:
Martin Botka <martin.botka@somainline.org> Signed-off-by:
-
Martin Botka authored
Add RPM Power Distribution node for sm6125 SoC. Signed-off-by:
-
Kshitiz Godara authored
Add Touchscreen and touchpad hid-over-i2c node for the sc7280 CRD board Signed-off-by:
Kshitiz Godara <kgodara1@codeaurora.org> Signed-off-by:
Rajendra Nayak <quic_rjendra@quicinc.com> Reviewed-by:
Matthias Kaehlcke <mka@chromium.org> Signed-off-by:
-
Kshitiz Godara authored
The IDP2 and CRD boards share the EC and H1 parts, so define all related device nodes into a common file and include them in the idp2 and crd dts files to avoid duplication. Signed-off-by:
Kshitiz Godara <kgodara@codeaurora.org> Signed-off-by:
-
Rajendra Nayak authored
CRD (Compute Reference Design) is a sc7280 based board, largely derived from the existing IDP board design with some key deltas 1. has EC and H1 over SPI similar to IDP2 2. touchscreen and trackpad support 3. eDP display We just add the barebones dts file here, subsequent patches will add support for EC/H1 and other components. Signed-off-by:
-
Rajendra Nayak authored
Document the qcom,sc7280-crd board based off sc7280 SoC, The board is also known as hoglin in the Chrome OS builds, so document the google,hoglin compatible as well. Signed-off-by:
-
Dang Huynh authored
This property doesn't seem to exist in the documentation nor in source code, but for some reason it is defined in a bunch of device trees. Signed-off-by:
Dang Huynh <danct12@riseup.net> Signed-off-by:
-
Dang Huynh authored
This enables the volume up key. Signed-off-by:
Alexey Minnekhanov <alexeymin@postmarketos.org> Signed-off-by:
-
Stephan Gerhold authored
MSM8916 is similar to the other SoCs that had the RPM stats node added in commit 290bc684 ("arm64: dts: qcom: Enable RPM Sleep stats"). However, the dynamic offset readable at 0x14 seems only available on some of the newer firmware versions. To be absolutely sure, make use of the new qcom,msm8916-rpm-stats compatible that reads the sleep stats from a fixed offset of 0xdba0. Statistics are available for a "vmin" and "xosd" low power mode: $ cat /sys/kernel/debug/qcom_stats/vmin Count: 0 Last Entered At: 0 Last Exited At: 0 Accumulated Duration: 0 Client Votes: 0x0 $ cat /sys/kernel/debug/qcom_stats/xosd Count: 0 Last Entered At: 0 Last Exited At: 0 Accumulated Duration: 0 Client Votes: 0x0 Cc: Maulik Shah <mkshah@codeaurora.org> Signed-off-by:
-
Thara Gopinath authored
Add OPP tables to scale DDR and L3 with CPUs for SM8250 SoCs. Signed-off-by:
Thara Gopinath <thara.gopinath@linaro.org> Reviewed-by:
-
- Nov 21, 2021
-
-
Alexey Min authored
Enable and configure DWC3 and QUSB2 PHY to enable USB functionality on the Redmi Note 7. Signed-off-by:
Alexey Min <alexey.min@gmail.com> Co-developed-by:
-
Dang Huynh authored
This lets the user sees the framebuffer console. Reviewed-by:
Caleb Connolly <caleb@connolly.tech> Signed-off-by:
-
Dang Huynh authored
This commit enable the SD card slot and internal MMC. Signed-off-by:
-
Dang Huynh authored
This enables the volume down key as well as the power button. Reviewed-by:
-
Dang Huynh authored
Add most of the RPM PM660/PM660L regulators and the fixed ones, defining the common electrical part of this platform. Signed-off-by:
-
Dang Huynh authored
It's not worth duplicating the same node over and over again, so let's keep the common bits in the pm660 DTSI, making only changing the status and keycode necessary. Also, disable RESIN/PWR by default just in case if there are devices that doesn't use them. Reviewed-by:
-
Dang Huynh authored
This makes eMMC/SD device number consistent. Reviewed-by:
-
Prasad Malisetty authored
Update interrupt-map parent address cells for sc7280 Similar to existing Qcom SoCs. Fixes: 92e0ee9f ("arm64: dts: qcom: sc7280: Add PCIe and PHY related nodes") Signed-off-by:
Prasad Malisetty <pmaliset@codeaurora.org> Reviewed-by:
Stephen Boyd <swboyd@chromium.org> Signed-off-by:
-
Prasad Malisetty authored
Add pcie clock phandle for sc7280 SoC. Signed-off-by:
-
Prasad Malisetty authored
Replace pcie_1_pipe-clk clock name with pcie_1_pipe_clk To match with dt binding. Fixes: ab7772de ("arm64: dts: qcom: SC7280: Add rpmhcc clock controller node") Signed-off-by:
-
yangcong authored
When powering up the ps8640, we need to deassert PD right after we turn on the vdd33 regulator. Unfortunately, the vdd33 regulator takes some time (~4ms) to turn on. Add in the delay for the vdd33 regulator so that when the driver deasserts PD that the regulator has had time to ramp. Signed-off-by:
yangcong <yangcong5@huaqin.corp-partner.google.com> Reviewed-by:
Douglas Anderson <dianders@chromium.org> Signed-off-by:
-
Konrad Dybcio authored
Configure the Last-Level Cache Controller for SM8350. Signed-off-by:
-
