Commit 58f98494 authored by Alexandre Belloni's avatar Alexandre Belloni
Browse files

ARM: dts: at91: fix cpu node



The reg property is mandatory for cpu nodes, also fix the #address-cells of
the cpus node that has to be at least 1.

Signed-off-by: default avatarAlexandre Belloni <alexandre.belloni@bootlin.com>
Reviewed-by: default avatarNicolas Ferre <nicolas.ferre@microchip.com>
Link: https://lore.kernel.org/r/20200831171129.3886857-2-alexandre.belloni@bootlin.com
parent 25ffa0dd
Loading
Loading
Loading
Loading
+3 −2
Original line number Diff line number Diff line
@@ -39,12 +39,13 @@ aliases {
		ssc2 = &ssc2;
	};
	cpus {
		#address-cells = <0>;
		#address-cells = <1>;
		#size-cells = <0>;

		cpu {
		cpu@0 {
			compatible = "arm,arm920t";
			device_type = "cpu";
			reg = <0>;
		};
	};

+3 −2
Original line number Diff line number Diff line
@@ -36,12 +36,13 @@ aliases {
		ssc0 = &ssc0;
	};
	cpus {
		#address-cells = <0>;
		#address-cells = <1>;
		#size-cells = <0>;

		cpu {
		cpu@0 {
			compatible = "arm,arm926ej-s";
			device_type = "cpu";
			reg = <0>;
		};
	};

+3 −2
Original line number Diff line number Diff line
@@ -33,12 +33,13 @@ aliases {
	};

	cpus {
		#address-cells = <0>;
		#address-cells = <1>;
		#size-cells = <0>;

		cpu {
		cpu@0 {
			compatible = "arm,arm926ej-s";
			device_type = "cpu";
			reg = <0>;
		};
	};

+3 −2
Original line number Diff line number Diff line
@@ -35,12 +35,13 @@ aliases {
	};

	cpus {
		#address-cells = <0>;
		#address-cells = <1>;
		#size-cells = <0>;

		cpu {
		cpu@0 {
			compatible = "arm,arm926ej-s";
			device_type = "cpu";
			reg = <0>;
		};
	};

+3 −2
Original line number Diff line number Diff line
@@ -41,12 +41,13 @@ aliases {
		pwm0 = &pwm0;
	};
	cpus {
		#address-cells = <0>;
		#address-cells = <1>;
		#size-cells = <0>;

		cpu {
		cpu@0 {
			compatible = "arm,arm926ej-s";
			device_type = "cpu";
			reg = <0>;
		};
	};

Loading