Skip to content
GitLab
Commit f3c0e9e4 authored by Adam Izraelevitz's avatar Adam Izraelevitz Committed by GitHub
Browse files

Reorder port and wire assignments in Verilog (#641) 

* Reorder port and wire assignments in Verilog

* Fixed up syntax
parent 672162b4
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment