Commit df989658 authored by Andrew Waterman's avatar Andrew Waterman
Browse files

Emit correct Verilog for SIntLiteral

parent 0f39ba51
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment