Skip to content
GitLab
Commit cbfb32dc authored by Albert Magyar's avatar Albert Magyar
Browse files

Enable ConvertAsserts in default Verilog compiler

parent 425354a4
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment