Skip to content
GitLab
Unverified Commit ca6d6959 authored by Albert Magyar's avatar Albert Magyar Committed by GitHub
Browse files

Merge pull request #1244 from freechipsproject/mergify/bp/1.2.x/pr-1243 

Make updated type info available in VerilogMemDelays (bp #1243)
parents 4b3259dc 0abbe444
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment