Commit b0623fe1 authored by grebe's avatar grebe Committed by Adam Izraelevitz
Browse files

Verilog rem fix (#404)

* Add pass that fixes up widths with modulus operator for verilog

* Add basic test for Verilog emission of Rem

* Oops, left in some printlns.
parent 8a1cdf15
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment