emit wires instead of registers for invalid randomization

Before, the verilog emitter would connect registers to the invalid ports
and use random initialization on the generated registers.

It is better to generate wires instead and use random assignment on the
wires.