DCE printf and stop statements with constant-0 enables

This gets rid of about 10% of the generated Verilog in the rocket-chip
default config.