Add SeparateWriteClocks to ensure one mem write per Verilog process

* Address @ekiwi comments from review
* Change match cases to scalafmt-mandated lined-up style