Skip to content
GitLab
Commit 71d714a2 authored by Albert Magyar's avatar Albert Magyar
Browse files

Fix write-first mem enable handling in VerilogMemDelays 

* Additional refactoring to clean up pass implementation

* Make register names match old scheme to appease CI
parent fd981848
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment