Skip to content
GitLab
Commit 6ef7ad14 authored by Schuyler Eldridge's avatar Schuyler Eldridge
Browse files

Add "mverilog" and "sverilog" DriverSpec tests 



This adds runs of the minimum Verilog compiler and SystemVerilog
compiler in DriverSpec.

Signed-off-by: default avatarSchuyler Eldridge <schuyler.eldridge@ibm.com>
parent 334c9bbe
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment