Skip to content
GitLab
Commit 3a3dc444 authored by Donggyu Kim's avatar Donggyu Kim
Browse files

add ConstProp after VerilogMemDelays to improve verilog generation

parent 496cae69
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment