Fix EulerTour for circuits with one module (#736)
A circuit with a single module would fail to properly compute BV RMQs due
to a divide by zero bug.
This changes the computation of the number of blocks an Euler Tour is
broken up into to be, at minimum, one.
This also changes one of the test cases ("wire with source and sink in the
same module") to exercise this.
Signed-off-by:
Schuyler Eldridge <schuyler.eldridge@ibm.com>
parent
ec00c4b9
Please register or sign in to comment