Unverified Commit 0f3fd05a authored by Robert Young's avatar Robert Young Committed by GitHub
Browse files

Add an annotation for specifying module port conventions (#3030)

This annotation is being handled in mfc via:
  https://github.com/llvm/circt/pull/4665

The convention lets users define how ports with aggregate types are
lowered to verilog.
parent 90e92be8
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment