- Feb 25, 2020
-
-
Megan Wachs authored
-
Megan Wachs authored
Multiple reset schemes: bump rocket-chip to a version that allows top level (test harenss) to be async reset too
-
- Feb 21, 2020
-
-
Megan Wachs authored
-
Megan Wachs authored
-
Megan Wachs authored
-
- Feb 20, 2020
-
-
Megan Wachs authored
-
Megan Wachs authored
-
Megan Wachs authored
-
Megan Wachs authored
-
Megan Wachs authored
Synchronizer: don't touch the ports so that the primitive I/O is predictable even when data is constant
-
Megan Wachs authored
-
Megan Wachs authored
-
Megan Wachs authored
TLBusBypass: calculate the min latency as the minimum of both the normal and bypass device, otherwise you can get assertion failures when using the bypass path
-
Megan Wachs authored
-
Ernie Edgar authored
-
Megan Wachs authored
-
Jack Koenig authored
-
Megan Wachs authored
-
Megan Wachs authored
-
Megan Wachs authored
-
Megan Wachs authored
-
Ernie Edgar authored
-
Ernie Edgar authored
-
Megan Wachs authored
-
Megan Wachs authored
-
Ernie Edgar authored
-
Ernie Edgar authored
-
Ernie Edgar authored
-
Ernie Edgar authored
-
Ernie Edgar authored
-
Ernie Edgar authored
-
Ernie Edgar authored
-
Ernie Edgar authored
-
Ernie Edgar authored
-
Ernie Edgar authored
-
Ernie Edgar authored
-
Ernie Edgar authored
-
Ernie Edgar authored
-
Ernie Edgar authored
-
Ernie Edgar authored
-