Skip to content
GitLab
Commit ff1f0170 authored by Shreesha Srinath's avatar Shreesha Srinath Committed by Wesley W. Terpstra
Browse files

changing SystemVerilog params to Verilog style (#801) 

vivado-2016.1 synthesis doesn't support SystemVerilog string type parameters
parent 31415060
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment