Shave a few gate delays off IBuf control logic

It takes a while for the pipeline to compute the stall signal, so avoid
using it until the last logic levels in the clock cycle.