Move tvec bit-zapping from D to Q

This addresses a simulation-pessimism problem.  The synthesis result
will be the same either way.  Before, in simulation, the value held in
these registers prior to the first write might not have had the
appropriate bits zapped, because of random initialization.

Resolves #1752