Remove Verilog delay from DPI outputs and use falling edge instead (#2635)

Verilator ignores these delays (after warning the user), so they can
result in race conditions.

Co-authored-by: Ernie Edgar <ernie.edgar@sifive.com>