Wes's change to remove user bits from external AXI interface, and add 1 cycle...
Wes's change to remove user bits from external AXI interface, and add 1 cycle latency to make sure external AXI is compliant
parent
a71f708d
Please register or sign in to comment