Skip to content
GitLab
Unverified Commit 38d62d1b authored by Jiuyang Liu's avatar Jiuyang Liu Committed by GitHub
Browse files

Merge pull request #2969 from riscv-zju/master 

Bind Verilog path with EICG_wrapper
parents 850e1d5d a44ec9e3
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment