Skip to content
GitLab
Commit 33d5905c authored by Howard Mao's avatar Howard Mao
Browse files

don't synthesize vsim verilog in Travis

parent 40529416
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment