Skip to content
GitLab
Commit 21ac28b5 authored by Andrew Waterman's avatar Andrew Waterman
Browse files

Don't build verilog twice for emulator and emulator-debug 

Since we aren't using chisel2, the output is the same either way.
parent 017ac130
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment