tilelink: add more verbose requirements to edges (#2313)
in particular, handle the common failure scenario where an L1 DCache is added to a design with no cacheable memory region.
parent
bf50ae26
Please register or sign in to comment
in particular, handle the common failure scenario where an L1 DCache is added to a design with no cacheable memory region.