Skip to content
GitLab
Commit 0ac5c076 authored by Palmer Dabbelt's avatar Palmer Dabbelt
Browse files

Merge pull request #54 from ucb-bar/fsim-no-htif 

The FPGA doesn't have an HTIF clock divider
parents c1b5f71e a073c37e
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment