1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
|
/* ****************************************************************** */
/* This file enables handling (ignoring) various hint instructions */
/* that are not already implicitly handled. */
/* ****************************************************************** */
union clause ast = C_NOP_HINT : (bits(6))
mapping clause encdec_compressed = C_NOP_HINT(im5 @ im40)
if im5 @ im40 != 0b000000
<-> 0b000 @ im5 : bits(1) @ 0b00000 @ im40 : bits(5) @ 0b01
if im5 @ im40 != 0b000000
function clause execute C_NOP_HINT(imm) = RETIRE_SUCCESS
mapping clause assembly = C_NOP_HINT(imm) <-> "c.nop.hint." ^ hex_bits_6(imm)
/* ****************************************************************** */
union clause ast = C_ADDI_HINT : (regidx)
mapping clause encdec_compressed = C_ADDI_HINT(rsd)
if rsd != zreg
<-> 0b000 @ 0b0 @ rsd : regidx @ 0b00000 @ 0b01
if rsd != zreg
function clause execute (C_ADDI_HINT(rsd)) = RETIRE_SUCCESS
mapping clause assembly = C_ADDI_HINT(rsd)
if rsd != zreg
<-> "c.addi.hint." ^ reg_name(rsd)
if rsd != zreg
/* ****************************************************************** */
union clause ast = C_LI_HINT : (bits(6))
mapping clause encdec_compressed = C_LI_HINT(imm5 @ imm40)
<-> 0b010 @ imm5 : bits(1) @ 0b00000 @ imm40 : bits(5) @ 0b01
function clause execute (C_LI_HINT(imm)) = RETIRE_SUCCESS
mapping clause assembly = C_LI_HINT(imm)
<-> "c.li.hint." ^ hex_bits_6(imm)
/* ****************************************************************** */
union clause ast = C_LUI_HINT : (bits(6))
mapping clause encdec_compressed = C_LUI_HINT(imm17 @ imm1612)
if imm17 @ imm1612 != 0b000000
<-> 0b011 @ imm17 : bits(1) @ 0b00000 @ imm1612 : bits(5) @ 0b01
if imm17 @ imm1612 != 0b000000
function clause execute (C_LUI_HINT(imm)) = RETIRE_SUCCESS
mapping clause assembly = C_LUI_HINT(imm)
if imm != 0b000000
<-> "c.lui.hint." ^ hex_bits_6(imm)
if imm != 0b000000
/* ****************************************************************** */
union clause ast = C_MV_HINT : (regidx)
mapping clause encdec_compressed = C_MV_HINT(rs2)
if rs2 != zreg
<-> 0b100 @ 0b0 @ 0b00000 @ rs2 : regidx @ 0b10
if rs2 != zreg
function clause execute (C_MV_HINT(rs2)) = RETIRE_SUCCESS
mapping clause assembly = C_MV_HINT(rs2)
if rs2 != zreg
<-> "c.mv.hint." ^ reg_name(rs2)
if rs2 != zreg
/* ****************************************************************** */
union clause ast = C_ADD_HINT : (regidx)
mapping clause encdec_compressed = C_ADD_HINT(rs2)
if rs2 != zreg
<-> 0b100 @ 0b1 @ 0b00000 @ rs2 : regidx @ 0b10
if rs2 != zreg
function clause execute (C_ADD_HINT(rs2)) = RETIRE_SUCCESS
mapping clause assembly = C_ADD_HINT(rs2)
if rs2 != zreg
<-> "c.add.hint." ^ reg_name(rs2)
if rs2 != zreg
/* ****************************************************************** */
union clause ast = C_SLLI_HINT : (bits(6), regidx)
mapping clause encdec_compressed = C_SLLI_HINT(nzui5 @ nzui40, rsd)
if (nzui5 @ nzui40 == 0b000000 | rsd == zreg) & (sizeof(xlen) == 64 | nzui5 == 0b0)
<-> 0b000 @ nzui5 : bits(1) @ rsd : regidx @ nzui40 : bits(5) @ 0b10
if (nzui5 @ nzui40 == 0b000000 | rsd == zreg) & (sizeof(xlen) == 64 | nzui5 == 0b0)
function clause execute (C_SLLI_HINT(shamt, rsd)) = RETIRE_SUCCESS
mapping clause assembly = C_SLLI_HINT(shamt, rsd)
if shamt == 0b000000 | rsd == zreg
<-> "c.slli.hint." ^ reg_name(rsd) ^ "." ^ hex_bits_6(shamt)
if shamt == 0b000000 | rsd == zreg
/* ****************************************************************** */
union clause ast = C_SRLI_HINT : (cregidx)
mapping clause encdec_compressed = C_SRLI_HINT(rsd)
<-> 0b100 @ 0b0 @ 0b00 @ rsd : cregidx @ 0b00000 @ 0b01
function clause execute (C_SRLI_HINT(rsd)) = RETIRE_SUCCESS
mapping clause assembly = C_SRLI_HINT(rsd)
<-> "c.srli.hint." ^ creg_name(rsd)
/* ****************************************************************** */
union clause ast = C_SRAI_HINT : (cregidx)
mapping clause encdec_compressed = C_SRAI_HINT(rsd)
<-> 0b100 @ 0b0 @ 0b01 @ rsd : cregidx @ 0b00000 @ 0b01
function clause execute (C_SRAI_HINT(rsd)) = RETIRE_SUCCESS
mapping clause assembly = C_SRAI_HINT(rsd)
<-> "c.srai.hint." ^ creg_name(rsd)
/* ****************************************************************** */
/* The reserved fences are not really hints, but for now they
* are in this file to be also treated as nops to avoid trapping.
*/
union clause ast = FENCE_RESERVED : (bits(4), bits(4), bits(4), regidx, regidx)
mapping clause encdec = FENCE_RESERVED(fm, pred, succ, rs, rd)
if (fm != 0b0000 & fm != 0b1000) | rs != 0b00000 | rd != 0b00000
<-> fm : bits(4) @ pred : bits(4) @ succ : bits(4) @ rs : regidx @ 0b000 @ rd : regidx @ 0b0001111
if (fm != 0b0000 & fm != 0b1000) | rs != 0b00000 | rd != 0b00000
function clause execute (FENCE_RESERVED(fm, pred, succ, rs, rd)) = RETIRE_SUCCESS
mapping clause assembly = FENCE_RESERVED(fm, pred, succ, rs, rd)
if (fm != 0b0000 & fm != 0b1000) | rs != 0b00000 | rd != 0b00000
<-> "fence.reserved." ^ fence_bits(pred) ^ "." ^ fence_bits(succ) ^ "."
^ reg_name(rs) ^ "." ^ reg_name(rd) ^ "." ^ hex_bits_4(fm)
if (fm != 0b0000 & fm != 0b1000) | rs != 0b00000 | rd != 0b00000
/* ****************************************************************** */
union clause ast = FENCEI_RESERVED : (bits(12), regidx, regidx)
mapping clause encdec = FENCEI_RESERVED(imm, rs, rd)
if imm != 0b000000000000 | rs != zreg | rd != zreg
<-> imm : bits(12) @ rs : regidx @ 0b001 @ rd : regidx @ 0b0001111
if imm != 0b000000000000 | rs != zreg | rd != zreg
function clause execute FENCEI_RESERVED(imm, rs, rd) = RETIRE_SUCCESS
mapping clause assembly = FENCEI_RESERVED(imm, rs, rd)
if imm != 0b000000000000 | rs != zreg | rd != zreg
<-> "fence.i.reserved." ^ reg_name(rd) ^ "." ^ reg_name(rs) ^ "." ^ hex_bits_12(imm)
if imm != 0b000000000000 | rs != zreg | rd != zreg
|