aboutsummaryrefslogtreecommitdiff
path: root/model/riscv_sys_control.sail
AgeCommit message (Expand)AuthorFilesLines
2024-04-24Add read-only CSR MCONFIGPTRAlasdair1-0/+2
2024-02-08Shorten copyright notice at the top of each fileTim Hutt1-65/+3
2024-02-05Improve PMP supportTim Hutt1-23/+9
2024-01-31Update bitfield syntaxAlasdair1-94/+94
2023-10-17RISC-V Vector Extension SupportXinlai Wan1-6/+26
2023-10-11Implement menvcfgTim Hutt1-0/+6
2023-10-10Fix lem build errorAlasdair1-1/+1
2023-09-12Remove effectsTim Hutt1-2/+2
2023-09-12Remove redundant _ match caseTim Hutt1-1/+0
2023-08-01Rename EXTZ and EXTSAlasdair1-23/+23
2023-05-29apply_headers: regenerate copyright headersupdate-copyright-headersPhilipp Tomsich1-1/+3
2023-05-29Fix minstret off-by-one when mcountinhibit is setTim Hutt1-1/+1
2023-03-14Use not() instead of ~() for boolean negation (#210)Alexander Richardson1-9/+9
2023-03-06Add wildcard cases to matches to suppress Sail warnings. (#197)Robert Norton1-2/+2
2021-11-22Implement support for Zfinx (#130)Jessica Clarke1-0/+3
2021-11-17Revert "Initial introduction of zfinx (#75)"Jessica Clarke1-3/+3
2021-11-17Initial introduction of zfinx (#75)Ibrahim Abu Kharmeh1-3/+3
2021-10-22Support D extension on RV32 (#108)Jessica Clarke1-4/+2
2021-10-18scalar-crypto: Initial commit of 1.0.0-rc2 spec work. (#99)Ben Marshall1-0/+24
2021-07-29Use headache to apply copyright header at request of Peter Sewell.Robert Norton1-0/+68
2021-03-16Initial implementation of new RVFI_DII socket formatAlex Richardson1-1/+2
2020-09-03Add the mstatush CSR for RV32, and hardwire the MBE and SBE fields to 0.Prashanth Mundkur1-0/+7
2020-08-25Allow CSR read/write to mcountinhibitScott Johnson1-0/+1
2020-08-20Fix conditions CSR definedness. Fixes #65.Prashanth Mundkur1-11/+11
2020-04-27Clear mstatus.mprv on mret and sret, and hardwire it to 0 when user-mode is n...Prashanth Mundkur1-1/+4
2020-04-01Set mtval to 0 on ebreak. Fixes #44.Prashanth Mundkur1-0/+7
2020-01-07Merge branch 'master' into rsnikhil.Prashanth Mundkur1-0/+12
2019-11-27Fix whitespace.Prashanth Mundkur1-1/+1
2019-11-26Fix RV32 build for F/D extensions.Prashanth Mundkur1-3/+7
2019-11-06Add hooks for misa.{F,D} for C and OCaml, and fix 64-bit OCaml build.Prashanth Mundkur1-0/+4
2019-10-09Read/write memory values and metadata together atomicallyThomas Bauereiss1-0/+12
2019-08-20Whitespace fixes to nuke tabs.no_castsPrashanth Mundkur1-3/+3
2019-08-19RISC-V spec, without implicit castsAlasdair Armstrong1-45/+45
2019-07-09Add some missed logging guards.Prashanth Mundkur1-16/+28
2019-06-28Avoid implicit casts to stringAlasdair1-6/+8
2019-06-25Add PMP regs to the is-defined predicate.Prashanth Mundkur1-1/+20
2019-06-24Add PMP checks to physical memory accesses.Prashanth Mundkur1-0/+2
2019-05-24Make xret hooks differentiate between just reading xret target values and get...Prashanth Mundkur1-3/+3
2019-05-14Improve the interface to access CSRs in extensions.Prashanth Mundkur1-2/+2
2019-05-06Factor out sync_exception to fix dependencies in cheri, and similarly split o...Prashanth Mundkur1-7/+1
2019-05-03Enable some asserts.Prashanth Mundkur1-4/+4
2019-05-03Fix inconsistency in accessing PC/nextPC, which also clarifies which handlers...Prashanth Mundkur1-7/+7
2019-04-24Add extended model from cheri-merge.Prashanth Mundkur1-31/+30
2019-04-12Merge branch 'master' into rmem_interpreterrmem_interpreterJon French1-6/+7
2019-03-29Generalize the previous commit to handle hardwired misa.c.Prashanth Mundkur1-6/+7
2019-03-14Merge branch 'master' into rmem_interpreterJon French1-11/+25
2019-03-12riscv_platform.sail: use externs for platform values even in interpreterJon French1-6/+4
2019-03-06Fix U-mode checks in check_Counteren()Xi Wang1-3/+3
2019-03-04Enable pmpaddr0.Prashanth Mundkur1-2/+1
2019-02-20Some changes for arch-specific initialization.Prashanth Mundkur1-2/+1
generated by cgit v1.1 at 2024-08-04 13:09:11 +0000