index
:
sail-riscv.git
billmcspadden-riscv
c2_emu
cheri
cheri-merge
cheri_lite
cookbook_br
csr_ext
debugmod
epc_legalization
ext_check_phys_mem
ext_check_phys_mem_alt
ext_misa
fdext
fence_issue29
fence_noops
fix-signature-granularity
fix_next_csrs
gdb
haveSmepmp_billmcspadden
hpm_events
hpm_events_billmcspadden
hpm_events_billmcspadden__sail_error_message_is_terse
initial-contributing-guide
inst_extensions
master
master-cleanup
match_warnings
mem_meta
mem_meta_merge
monads
new_test_2
new_test_3
no_boot_rom
no_casts
optimize
priv_1_13
rmem_interpreter
rmn30
rsnikhil
rv_config
sail-coverage-linking
update-copyright-headers
vector-dev
vmem_ext
x_regs
xret_ext
zfa
zfinx
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
model
/
prelude_mem.sail
Age
Commit message (
Expand
)
Author
Files
Lines
2024-03-24
Replace atom with int
Tim Hutt
1
-5
/
+5
2024-02-08
Shorten copyright notice at the top of each file
Tim Hutt
1
-65
/
+3
2023-09-12
Remove effects
Tim Hutt
1
-3
/
+3
2023-05-29
apply_headers: regenerate copyright headers
update-copyright-headers
Philipp Tomsich
1
-1
/
+3
2021-07-29
Use headache to apply copyright header at request of Peter Sewell.
Robert Norton
1
-0
/
+68
2019-10-09
Add {read,write}_ram for Coq
Thomas Bauereiss
1
-2
/
+2
2019-10-09
Read/write memory values and metadata together atomically
Thomas Bauereiss
1
-8
/
+9
2019-07-03
Add a maximum memory access size to slightly improve C code geneation.
Robert Norton
1
-3
/
+12
2019-06-24
Starting cleaning up physical memory bits for pmp integration.
Prashanth Mundkur
1
-34
/
+13
2019-04-24
Add extended model from cheri-merge.
Prashanth Mundkur
1
-30
/
+17
2019-04-10
Update Coq memory interfaces
Brian Campbell
1
-12
/
+12
2019-02-19
Use sizeof xlen instead of the value definitions of xlen.
Prashanth Mundkur
1
-12
/
+12
2019-02-11
Fix xlen variable name.
Prashanth Mundkur
1
-12
/
+12
2019-02-11
More refactoring for RV32
Prashanth Mundkur
1
-0
/
+70