index
:
sail-riscv.git
billmcspadden-riscv
c2_emu
cheri
cheri-merge
cheri_lite
cookbook_br
csr_ext
debugmod
epc_legalization
ext_check_phys_mem
ext_check_phys_mem_alt
ext_misa
fdext
fence_issue29
fence_noops
fix-signature-granularity
fix_next_csrs
gdb
haveSmepmp_billmcspadden
hpm_events
hpm_events_billmcspadden
hpm_events_billmcspadden__sail_error_message_is_terse
initial-contributing-guide
inst_extensions
master
master-cleanup
match_warnings
mem_meta
mem_meta_merge
monads
new_test_2
new_test_3
no_boot_rom
no_casts
optimize
rmem_interpreter
rmn30
rsnikhil
rv_config
sail-coverage-linking
update-copyright-headers
vector-dev
vmem_ext
x_regs
xret_ext
zfa
zfinx
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
Files
Lines
2019-01-14
Reorganize directory structure.
Prashanth Mundkur
41
-108
/
+128
2019-01-02
Add support for performance measurements, and a script to estimate it over th...
Prashanth Mundkur
3
-5
/
+80
2019-01-02
Add missing Coq TSO built-in
Brian Campbell
1
-0
/
+1
2019-01-02
Add termination measures to get patch-free Coq output
Brian Campbell
3
-337
/
+43
2019-01-02
Note Coq externals for min/max_nat, add workaround for Coq issue
Brian Campbell
2
-2
/
+12
2018-12-22
Fixed fence.tso
Shaked Flur
19
-48
/
+58
2018-12-22
When speculate_conditional fails we still need to write 0b1 to rd;
Shaked Flur
4
-12
/
+19
2018-12-20
Fix some compiler warnings.
Prashanth Mundkur
1
-3
/
+3
2018-12-20
Address the fixme for rmem integration of LR as suggested by Shaked.
Prashanth Mundkur
5
-45
/
+53
2018-12-20
Add fence.tso.
Prashanth Mundkur
1
-0
/
+18
2018-12-20
Commit changes from rems-project/sail@b167a59affdb6428fa0656a092b335a3a6899d5...
Robert Norton
1
-0
/
+6
2018-12-19
Split tests into two suites for benefit of jenkins.
Robert Norton
1
-1
/
+3
2018-12-17
Fix stray - in Makefile accidentally introduced by previous commit.
Robert Norton
1
-1
/
+1
2018-12-17
Add build time COVERAGE option to build with gcc coverage. Attempt to choose ...
Robert Norton
1
-6
/
+17
2018-12-15
Merge pull request #1 from Alasdair/master
Prashanth Mundkur
1
-24
/
+9
2018-12-11
Clean up flow-typing related operations in RISCV prelude
Alasdair Armstrong
1
-24
/
+9
2018-11-30
More minor readme edits.
Prashanth Mundkur
1
-4
/
+4
2018-11-30
More minor readme edits.
Prashanth Mundkur
1
-16
/
+23
2018-11-30
Add some caveats for OS boot.
Prashanth Mundkur
1
-0
/
+12
2018-11-30
Add some initial info about the Sail files to the readme.
Prashanth Mundkur
1
-8
/
+41
2018-11-30
Mention a brief current status in readme.
Prashanth Mundkur
1
-0
/
+3
2018-11-30
Add another README detail.
Prashanth Mundkur
1
-1
/
+3
2018-11-30
More readme edits.
Prashanth Mundkur
1
-3
/
+22
2018-11-30
Minor readme edit.
Prashanth Mundkur
1
-4
/
+3
2018-11-30
Update default make targets and README.
Prashanth Mundkur
2
-11
/
+37
2018-11-30
Make rvfi-dii sessions end cleanly
Brian Campbell
1
-4
/
+12
2018-11-30
Fix memory leaks in rvfi-dii mode
Brian Campbell
1
-0
/
+2
2018-11-30
Disable line-of-code counting which is broken if SAIL_DIR is not set.
Robert Norton
1
-2
/
+2
2018-11-30
Tweak README.
Robert Norton
1
-0
/
+5
2018-11-30
Move readme to .md file
Robert Norton
1
-0
/
+0
2018-11-30
Re-import tests from sail repo.
Robert Norton
372
-0
/
+127624
2018-11-30
Add gitignore
Robert Norton
1
-5
/
+48
2018-11-30
Add licence.
Robert Norton
1
-0
/
+52
2018-11-30
Split out riscv from sail repo using git-filter-branch.
Robert Norton
1
-14
/
+27
2018-11-29
RISC-V: more tidying up of the Spike interface.
Prashanth Mundkur
2
-23
/
+22
2018-11-29
RISC-V: implement WFI in the platform model.
Prashanth Mundkur
2
-2
/
+14
2018-11-29
RISC-V: factor the execution trace.
Prashanth Mundkur
12
-54
/
+126
2018-11-29
RISC-V: no ldu for rv64i
Brian Campbell
1
-3
/
+3
2018-11-29
RISC-V: properly set mstatus.FS in absence of floating-point support.
Prashanth Mundkur
1
-0
/
+5
2018-11-29
RISC-V: minor cleanup of the spike interface.
Prashanth Mundkur
1
-40
/
+45
2018-11-29
RISC-V: add some missing constraints on compressed instruction encodings
Brian Campbell
1
-3
/
+3
2018-11-29
RISC-V: add checks for misaligned targets to jumps and branches
Brian Campbell
3
-11
/
+29
2018-11-29
Merge branch 'rvfi-dii' into sail2
Brian Campbell
8
-6
/
+448
2018-11-27
Fix memory leak in string_of_bits
Alasdair Armstrong
1
-0
/
+1
2018-11-21
RISC-V: allow platform ram size to be configurable.
Prashanth Mundkur
4
-13
/
+37
2018-11-20
Minor coq updates
Brian Campbell
1
-13
/
+14
2018-11-19
Merge branch 'latex' into sail2
Robert Norton
0
-0
/
+0
2018-11-14
Add option to turn off RISC-V compressed instruction support
Brian Campbell
3
-19
/
+33
2018-11-14
Fix memory map in RVFI-DII mode
Brian Campbell
1
-5
/
+9
2018-11-12
rvfi_dii: take port number with option
Brian Campbell
1
-4
/
+6
[next]