aboutsummaryrefslogtreecommitdiff
path: root/ocaml_emulator
diff options
context:
space:
mode:
authorJon French <jf451@cam.ac.uk>2019-04-18 12:25:41 +0100
committerJon French <jf451@cam.ac.uk>2019-04-18 12:26:09 +0100
commit14d3a611b14fcd8f12fa4949438ae816263a7a50 (patch)
treec4f7eb93cc53f8ea6285775b16d74c5552234b33 /ocaml_emulator
parentf4c787314477d5c000a8bce649fe902d57c02ce4 (diff)
downloadsail-riscv-14d3a611b14fcd8f12fa4949438ae816263a7a50.zip
sail-riscv-14d3a611b14fcd8f12fa4949438ae816263a7a50.tar.gz
sail-riscv-14d3a611b14fcd8f12fa4949438ae816263a7a50.tar.bz2
Parameterise memory read/write primitives by address length
Diffstat (limited to 'ocaml_emulator')
-rw-r--r--ocaml_emulator/platform.ml4
1 files changed, 2 insertions, 2 deletions
diff --git a/ocaml_emulator/platform.ml b/ocaml_emulator/platform.ml
index 95e7c57..11abaf1 100644
--- a/ocaml_emulator/platform.ml
+++ b/ocaml_emulator/platform.ml
@@ -106,12 +106,12 @@ let cancel_reservation () =
print_platform (Printf.sprintf "reservation <- none\n");
reservation := "none"
-let read_mem (rk, addr, len) =
+let read_mem (rk, addrsize, addr, len) =
Sail_lib.fast_read_ram (len, addr)
let write_mem_ea _ = ()
-let write_mem (wk, addr, len, value) =
+let write_mem (wk, addrsize, addr, len, value) =
Sail_lib.write_ram' (len, Sail_lib.uint addr, value); true
let excl_res _ = true