aboutsummaryrefslogtreecommitdiff
path: root/model/riscv_vmem_rv64.sail
diff options
context:
space:
mode:
authorBrian Campbell <Brian.Campbell@ed.ac.uk>2019-03-05 12:08:11 +0000
committerBrian Campbell <Brian.Campbell@ed.ac.uk>2019-03-05 12:08:11 +0000
commitc902b944f4340c837029d61f422199811b01cf7a (patch)
tree71a27260395d94e077151fc707515a9e56f6be78 /model/riscv_vmem_rv64.sail
parent7e8c195ca1ac2ac84b5f6ade6b244b6d150d2ed9 (diff)
downloadsail-riscv-c902b944f4340c837029d61f422199811b01cf7a.zip
sail-riscv-c902b944f4340c837029d61f422199811b01cf7a.tar.gz
sail-riscv-c902b944f4340c837029d61f422199811b01cf7a.tar.bz2
Correct capitalisation of Sv39/48 in pattern matches
Diffstat (limited to 'model/riscv_vmem_rv64.sail')
-rw-r--r--model/riscv_vmem_rv64.sail4
1 files changed, 2 insertions, 2 deletions
diff --git a/model/riscv_vmem_rv64.sail b/model/riscv_vmem_rv64.sail
index a9fbe0c..9ed3c54 100644
--- a/model/riscv_vmem_rv64.sail
+++ b/model/riscv_vmem_rv64.sail
@@ -50,11 +50,11 @@ function translateAddr(vAddr, ac, rt) = {
match mode {
Sbare => TR_Address(vAddr),
- SV39 => match translate39(asid, ptb, vAddr[38 .. 0], ac, effPriv, mxr, do_sum, SV39_LEVELS - 1) {
+ Sv39 => match translate39(asid, ptb, vAddr[38 .. 0], ac, effPriv, mxr, do_sum, SV39_LEVELS - 1) {
TR_Address(pa) => TR_Address(EXTZ(pa)),
TR_Failure(f) => TR_Failure(translationException(ac, f))
},
- SV48 => match translate48(asid, ptb, vAddr[47 .. 0], ac, effPriv, mxr, do_sum, SV48_LEVELS - 1) {
+ Sv48 => match translate48(asid, ptb, vAddr[47 .. 0], ac, effPriv, mxr, do_sum, SV48_LEVELS - 1) {
TR_Address(pa) => TR_Address(EXTZ(pa)),
TR_Failure(f) => TR_Failure(translationException(ac, f))
},